


Process:


- 1. Buried layer formation
- 2. Isolation (STI shown) and collector contact diffusion (not shown)
  3. Surface oxidation
  4. Poly-Si deposition, thickness ~equal to the thickness of SiGe base
  - 5. Oxide 6. Nitride

Fig. 1A



Process: 7. Emitter window mask


F19. B



Process:


8. Etch nitride, stop on oxide 9. Etch oxide, stop on poly 10. Etch poly, stop on oxide

Fig



gimedo Monina Como de la como de


1 6 J



Process:

12. Etch poly-Si laterally, selective to oxide and mitride. L should be greater than poly thickness - Wet etch, e.g. Choline, carried out after the resist strip


- Dry isotropic etch carried out prior to resist strip, followed by resist removal



, wer eich oxlue, prepare surace ior selective SiGe deposition


1 b)

9



F 19. 1G






Process:

14. Emitter poly-Si deposition/doping
15. Emitter poly-Si patteming

7



Process:
17 -46. Emitter poly-Si etch, nitride etch/stop on oxide
14. 17. Extrinsic base implant

super self-aligned HBT